The drain current-gate voltage characteristics of the double quantum dot devices are classified theoretically based on periodic multiple peaks separated by deep valleys, and are observed experimentally in silicon nanowire devices. Inspired by the unique patterns in the characteristics, delta-literals for multiple-valued logic are proposed as a new application of the double quantum dots.
Introduction
Despite advances in microfabrication technology, it is still difficult to precisely control the dimensions of 10 nm or less. Therefore, randomness in sizes [1] , [2] , dopant positions [3] , etc. is often utilized to naturally form quantum dots for single-electron devices and qubits of quantum computing [4] . Out of naturally formed devices, it is rather easy to select single-dot one due to the periodic Coulomb oscillation, but it is not straightforward to identify double dots or more. In this report, for efficient identification of double quantum dots, complex oscillation patterns in the single-gate drain current-gate voltage (Id-Vgs) characteristics are classified based on simulation, and then real examples corresponding to the classification are found in silicon nanowire devices.
Theoretical Prediction
The charging states of the double quantum dots can be described by the honeycomb diagram [5] , where numbers of electrons in the dots are fixed in each hexagonal domain, and current flows only at triple points.
(a) However, at a finite temperature, current also flows at domain boundaries due to thermal excitation resulting in unique periodic oscillations in single-gate Id-Vgs characteristics. As shown in Fig. 1 
Experiments
Silicon nanowire devices are fabricated by delineating undoped silicon-on-insulator (SOI) by electron beam lithography. The original width W, length L and thickness of the nanowires are 44~50, 50~70 and 30 nm, respectively, and further reduced by thermal oxidation corresponding to SiO2 thickness of 50 nm on (100) surface. The buried oxide thickness is 400 nm. Size fluctuations together with quantum confinement effect [2] , [7] and oxidation-induced strain [7] naturally form double quantum dots as schematically shown in Fig. 4 . C1/C2 ratio also varies due to the fluctuation in the quantum dot sizes and the gate alignment. As shown in Fig. 5 , we could successfully observe the unique Id-Vgs characteristics with multiple peaks separated by deep valleys. Substrate voltage dependence in Fig. 6 also supports the presence of the double quantum dots, since the evolution of the characteristics in Fig. 2(c) into those in Fig. 3(b) can be clearly observed.
Application to Delta-Literals
It has been proposed that the periodic input-output characteristics of single quantum dot device, i.e. single-electron transistor, are suitable for multiple-valued logics (MVLs) in that the number of devices in circuits, power consumption, delay time, and wiring complexity can be largely reduced [8]- [10] .
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Here we propose the use of double quantum dot devices with C1/C2=1/1 and 2/1 as components for 3-and 4-valued delta-literals [11] , which are the basic circuits of MVLs and whose truth tables are shown in Tables I (a) and (b), respectively. By combining the double quantum dot devices with a MOSFET and a constant-current source Io [8] - [10] as in Fig. 7 , the deep valleys and peaks in Id-Vgs characteristics can be assigned to H and L outputs, respectively, to realize the delta-literals. Note that the 3 or 4 kinds of literals, x 0 , x 1 , x 2 and x 3 , can be obtained by shifting Id-Vgs characteristics with different offset voltages. Since the conventional delta-literal requires 2~5 MOSFETs [12] , the use of the double quantum dot device greatly simplify the MVL circuits.
Conclusion
Unique Id-Vgs characteristics with multiple peaks separated by deep valley were theoretically assigned to double quantum dot structure, and examples were found in silicon nanowire devices. It was proposed that the double quantum dot devices with the capacitance ratio C1/C2=1/1 and 2/1 can be used for delta-literals for MVL, which can reduce the device count to a half compared to the conventional circuit. Table I . Truth tables of (a) 3-valued and (b) 4-valued delta-literals. 
